ABSTRACT The synchronous reference frame phase-locked loop (SRF-PLL) is widely used for synchronization applications. However, it suffers from a poor performance under unbalanced and distorted grid conditions. To improve the filtering capability of SRF-PLL, moving average filter (MAF) is incorporated into its control loop at the cost of a slow transient response of PLL in recently published literature. To further improve their dynamic performance without compromising the disturbance rejection capability and stability, a novel PLL based on quasi-type-1 PLL structure is proposed in this paper. A complex notch filter is incorporated into the QT1-PLL to eliminate the fundamental frequency negative sequence voltage component. The window length of MAF in QT1-PLL is reduced. And MAF is responsible for rejecting the rest of harmonics. Parameter design guidelines are suggested to obtain the minimum settling time for both phase jump and frequency jump. The proposed PLL provides a faster transient response with higher stability margins. The effectiveness of the proposed PLL is confirmed through simulation and experimental results and comparison with advanced PLLs.
I. INTRODUCTION
For grid connected power electronic-based equipment, proper synchronization is one of the most important aspects of control strategy [1] . With the widespread deployment of intermittent renewable sources in distributed grids and microgrids, the unbalance between production and consumption lead to the grid voltage distorted [2] . To extract the phase and frequency of the fundamental-frequency positivesequence (FFPS) component of grid voltage under non-ideal voltage condition is a challenging task [3] . Various kind of techniques have been proposed and PLL is the most widely used method among them.
For three phase power systems, synchronous reference frame (SRF) phase-locked loop (SRF-PLL) is probably the most popular technique [4] . Fig.1 illustrates the block diagram description of the conventional SRF-PLL which consists of a phase detector (PD), a loop filter (LF) and a voltagecontrolled oscillator (VCO). The SRF-PLL can provide a satisfactory performance when grid voltage is balanced without harmonic pollution; however, its performance degrades under distorted voltage condition. To solve this problem, low-pass filter (LPF) is employed to mitigate the influence of negative sequence voltage and harmonic voltage [5] . And a compromise must be considered between the speed of response and disturbance rejection capability. To alleviate the aforementioned problem, another way is to utilize moving average filter (MAF) in PD [6] . MAF is one of most widespread techniques since it can completely eliminate the effect of grid disturbance. But the open-loop band width is drastically reduced on the account of the influence of MAF window length and this defect can slow down the transient response of PLL [7] . To overcome the disadvantage of two basic methods mentioned above, several advanced PLLs have been presented in the literature [8] - [10] .
To eliminate the disturbance like LPF, a variety of prefiltering techniques have been proposed to enhance the dynamic performance in recent year. In [11] , a double secondorder generalized integrator based PLL (DSOGI-PLL) has been reported. The pre-filtering stage of this approach is to prevent the double-frequency detection errors, caused by the fundamental frequency negative-sequence (FFNS) voltage. And a cross decoupling structure is adopted with two second-order generalized integrator. In [12] , the decoupled double SRF (DDSRF) PLL (DDSRF-PLL) employs two SRFs and a decoupling network to extract the FFPS and FFNS respectively. DDSRF-PLL achieves almost same performance with DSOGI-PLL. Based on similar idea, multiple-SOGI-PLL (MSOGI-PLL) was proposed in [13] . By using multiple SOGI structures tuned at the proper frequencies of undesired voltage component, MSOGI-PLL yields a good dynamic performance and an acceptable filtering capability. Derived from DDSRF-PLL, a multiple reference frame based PLL (MRF-PLL) is presented in [14] . Although MRF-PLL and MSOGI-PLL show great filtering capacity, their implementation in digital controller is too complicated due to their multiple decoupling structure. Without using several Park transformation, a multiple complex-coefficient filter-based PLL (MCCF-PLL) was presented recently [15] . Different from MRF-PLL and MSOGI-PLL, MCCF-PLL adopts complex filters to extract the sequence component, which lead to a lower computational burden without deterioration of any performance [16] . According to the studies of aforementioned advanced SRF-PLLs in [17] , an identical small-signal model structure is proposed and the only difference is the cutoff frequency of LPF designed in models according to their different disturbance input. The prefiltering stage of these techniques plays a role of LPF. And another common point of these PLLS, which can increase the open loop bandwidth, is to mitigate the affect of FFNS by using decoupling structure. However, compared with MAF-based PLL, prefilter-based PLLs can only attenuate but not totally eliminate unwanted components. In [18] , the prefilter-based PLLs are analyzed from a complex-vectorfilter perspective. And the pre-filtering stage using cross decoupling structure can be simplified into complex bandpass filter. The corresponding analysis will be presented in the following section.
For MAF-based PLL, the biggest advantage is that MAF is a kind of linear phase finite impulse response filter [19] . By introducing MAF, PLL can completely block the unwanted voltage component since MAF can act as an ideal low-pass filter at the cost of degrading dynamic response speed [20] . To overcome the drawback caused by the influence of MAF's window length, a MAF-PLL with phaselead compensator was proposed by S. Golestan in [21] . The compensator is designed to be almost the inverse of MAF transfer function. Thus, it can compensate the phase lag effectively, and the settling time is reduced to 1.79 cycles of fundamental period. To improve the dynamic performance by reducing the window length of MAF, differential MAF-PLL (DMAF-PLL) is proposed in [23] . A complex decoupling transfer function is included to yield a zero gain at twice fundamental frequency, which indicates the removal of FFNS. Considering sixth harmonic is the lowest order harmonic to be eliminated, the window length of MAF can be reduced to 0.0033s from 0.01s in 50-Hz system.
In recent year, another MAF-based PLL named quasi-type-1 PLL (QT1-PLL) is proposed with a modified structure [22] . By offering a feed-forward control path to compensate the phase tracking error, QT1-PLL achieves less settling time (1.75 cycles). When the grid frequency is at its nominal value, this hybrid type-1/type-2 PLL structure act as a type-1 control system. And it will turns to a type-2 control system under off-nominal grid frequency. Owing to the decoupling between the estimated frequency and phase under phase-jump, this structure achieves a faster dynamic response than other conventional PLLs do. And its filtering capability is not affected. The window length of MAF in QT1-PLL remains to be half of a fundamental period.
In this paper, a new PLL based on QT1-PLL structure named complex-notch-filter-based QT1-PLL (CNF-QT1-PLL) is proposed. And its characteristics is as follows
• A well-tuned complex notch filter is incorporated into QT1-PLL structure to eliminate the FFNS. Thus, the lowest order of the remaining harmonic turns to be six, which can directly narrow the window length of MAF to one-sixth of a grid period.
• The corresponding design guidelines is proposed which is different from that in QT1-PLL. Both phase-jump and frequency-jump conditions are considered in the design procedure.
• Owing to the cross decoupling structure of CNF and narrowed window length of MAF, the proposed method increases the open-loop bandwidth of QT1-PLL and improves the dynamic performance. The effectiveness of the suggested PLL is validated by simulation and experimental results. This paper is organized as follows. An overview of complex-vector filter method used in different PLLs are provided in Section II. The proposed CNF-QT1-PLL is introduced in detail in Section III. The small-signal model and parameter design guidelines is presented in Section IV. In Section V, Simulation and experimentation are carried out to make a comparison among CNF-QT1-PLL, QT1-PLL, DMAF-PLL and MCCF-PLL. Finally, Section VI concludes this paper.
II. OVERVIEW OF COMPLEX-VECTOR FILTER USED IN PLL
For a three-phase power system, Clarke transformation is frequently used to transform the three-phase grid voltages into α-β frame for convenience. And it is also a procedure which transform a group of independent three variables into a complex vector. The rotating speed and angle of the vector represent the frequency and phase of grid voltage, VOLUME 4, 2016 respectively [18] . The complex vector in the stationary α-β frame is expressed in the s-domain as
where v gαβ (s) represents the complex vector of the grid voltage. v gα (s) and v gβ (s) are the corresponding real and imaginary part of the vector.
Complex-vector-filter is actually a complex transfer function with two dimension input. And its complex transfer function H (s) can be represented in form of
where R(s) and Q(s) are real functions corresponding to real part and imaginary part of H (s). According to (1) and (2),
where
. According to (3), complex filter can be realized by using the signal-flow graph of H (s) given in Fig.2 [24].
FIGURE 2. Implementation of a complex filter H(s) using real transfer filter R(s) and Q(s).
Different from real filters, since the frequency of complex vector represents the rotating speed, its value can be negative when the vector rotates counterclockwise. For instance, the frequency of FFNS becomes −50hz in a 50hz power system. The amplitude/phase-frequency characteristic of complex filter can be obtained by substituting s = jw into H (s). A brief review of filtering techniques used in PLLs is provided in their complex filter perspective as follows.
A. DSOGI-PLL
Based on the instantaneous symmetrical components (ISC) theory, DSOGI-PLL is proposed and widely studied in several literature [25] - [27] . According to the study in [17] , DSOGI-PLL, DDSRF-PLL and MRF-PLL are equivalent from the control point. This section takes DSOGI-PLL as an example of this kind of PLLs to study their filtering-stage as a complex-vector filter.
The block diagram of DSOGI-PLL is shown in Fig.3 . The DSOGI structure in DSOGI-PLL is used to extract FFPS and two SOGI units is employed to achieve this goal. Each SOGI unit has one input port and two output ports. Each output signal is the filtered direct and in-quadrature version of input signal, respectively. The transfer functions of a SOGI unit are shown as follows
where v is the input signal, q is a 90 • -lagging phase-shift operator,ω is the estimation of grid frequency, v and qv are in-phase and orthogonal signal of v, ξ is the damping factor. From Fig.3 , we can obtain
Comparing (3) and (6), the complex transfer function H +1 (s) of DSOGI structure is as follows
From (7), it can be observed that H +1 (s) provides a zero gain at s = −jω, and a unity gain at s = +jω without any phase shift. It means that the FFNS can be completely eliminated by DSOGI without any influence of FFPS. The DSOGI performs as a complex band-pass filter. The Bode diagram is shown in Fig.4 . And the voltage frequency of power system mentioned in this paper is assumed to be 50Hz. 
where ω p = ξω and ξ is damping factor. The bode diagram of CBFs is depicted in Fig.6 when CCFs is responsible for extracting FFPS and FFNS. In Fig.5 , the complex transfer function of each CCF with a positive feedback can be defined as R ±n (s).
Equation (10) is studied as a resonator tuned at selected sequential frequency in [18] . Referring to its research about multiblock-based prefilter, the complex transfer function can be described aŝ
As the employment of several R ±n (s) in the denominator of H +1 (s), zero gains are provided at selected frequencies. Take a MCCF with four CCFs as an instance, CBF +1 (s), CBF −1 (s), CBF −5 (s) and CBF +7 (s) form the MCCF. The complex transfer function is
and the corresponding Bode diagram is also shown in Fig.6 . It can be observed that three notches are set at −50Hz, −250Hz and 350Hz. Unity gain and zero phase shift are provided at fundamental frequency.
C. DMAF-PLL
To reduce the window length of MAF in PLL, a cross decoupling component is incorporated in the conventional MAF-PLL to eliminate the lowest order harmonic. The block diagram of DMAF-PLL is depicted in Fig.7 . The transfer function of DIFq(s) and DIFd(s) shown in Fig.7 are as follows
Comparing Fig.2 and Fig.7 , the DIFd(s) and DIFq(s) can be considered as Q(s) of a complex transfer function. The corresponding PF(s) can be expressed as
By substituting s = jω into (15), the magnitude expression of the PF(s) is
From (16), PF(s) has a zero gain at −100Hz, which lead to the elimination of negative sequence component in dq reference VOLUME 4, 2016 frame. Since two MAFs are cascaded after the cross decoupling structure, The filtering stage of DMAF-PLL (named as DMAF) arranged in dq reference frame can be written as
where T ω is referred to as the window length. Since the lowest order harmonic becomes 300hz component, T ω is set to be 0.0033s. The detailed description of MAF can be found in [6] . Fig.8 shows the frequency response of PF(s) (dashed lines) and H (s) (solid lines).
FIGURE 8. Block diagram of H(s) (solid lines) and PF(s) (dashed lines) in DMAF-PLL.

D. SUMMARY
The aforementioned three kinds of advanced PLLs have some similarities. They all use a cross decoupling structure to eliminate certain sequence component. The structure is a complex vector filter indeed. And the bandwidth of openloop transfer function is increased without degrading filtering capability, owing to the elimination of FFNS component. The difference among them is attenuation method for the rest of harmonic. The filtering stage of DSOGI-PLL and MCCF-PLL act as a band-pass filter which can not completely block the rest harmonic. However, MAF can offer a ideal harmonic rejection performance, which is recommended in this paper.
III. PROPOSED CNF-QT1 PLL
In this section, after a brief introduction of QT1-PLL, an Improved QT1-PLL named CNF-QT1-PLL is proposed. The structure is described at first. Then, the complex notch filter used in the method is deduced and analyzed in detail. At last, the filtering stage comprised by CNF and MAF is studied.
A. DESCRIPTION OF CNF-QT1 PLL STRUCTURE
The suggested CNF-QT1-PLL is developed from QT1-PLL structure. Fig.9 shows the block diagram of QT1-PLL [22] . Since the odd harmonics are the dominant harmonic components in most practical grid voltage [17] , the window length of MAF in QT1-PLL is set to be half of the grid fundamental period (0.01s). Incorporating a complex notch filter into the QT1-PLL structure results in the proposed CNF-QT1-PLL, as shown in Fig.10 . Under the frequency-locked condition, the FFNS component of grid voltage appears as a harmonic pulsating at twice grid fundamental frequency in synchronous reference frame (dq-frame) after using Park transformation. As shown in Table I , the dominant harmonics [17] , [29] , [30] , which are non-triplen odd harmonics (e.g., 5th − , 7th + , 11th − , 13th + , etc.), turn to even harmonics (i.e., 6th ± , 12th ± , etc.). The CNF block in Fig.10 represents the complex notch filter. Since CNF is placed in the inner-loop (in dq-frame), it is responsible for removing the FFNS component at −100Hz. And MAF is responsible for eliminating the rest of harmonics. Observing Table I , the frequency of the rest of harmonics in dq-frame are ±300 Hz, ±600 Hz, etc. The window length of MAF can be one-sixth grid period (0.0033s), which is shorter than that in QT1-PLL (0.01s). Different from DMAF-PLL, the proposed PLL is based on QT1-PLL structure, which can offer a better dynamic performance. 
B. COMPLEX NOTCH FILTER
The CNF used in proposed PLL is derived from the MCCF studied in [16] . However, in [16] , the influence of CNF, which compose MCCF with CBF, is neglected in the small-signal model of MCCF-PLL. And the implementation of CNF has not been studied. In this section, the CNF is derived and its filtering capability is studied. At last, the corresponding implementation is given.
As mentioned above, each CCF in MCCF acts as a CBF like equation (8) and (9) . For a two-modules MCCF, the prefiltering stage in the αβ reference frame can be expressed aŝ
where ω p = ξω and ξ is damping factor. Substituting (18) into (19) yields the complex transfer function of the prefiltering stage of the MCCF aŝ
As mentioned in above and [16] , CBF + (s) blocks out most of disturbance. The second term of (20) can be treated as a complex notch filter with notch frequency at −ω. In the proposed PLL, CNF − αβ (s) should be transformed to the dq coordinates as To determine the value of ξ , step response of CNF − (s) is studied. Since CNF − (s) is a complex transfer function, the step input signal should be a vector. Under ideal phase-locked condition, the values of v d and v q equal to the amplitude of FFPS and zero, respectively. Hence, the complex transfer function of unit-step input signal can be written as
The complex transfer function of unit-step response is
Taking the inverse Laplace transform from (23) gives the time domain description for y(t), as expressed in (24) .
Fig .12 shows the step response of CNF − (s). It can be observed that a high value of ξ leads to an oscillatory, whereas a low value increases the settling time (2% criterion). A tradeoff is made between the response speed and the overshoot by selecting ξ to be 0.7.
FIGURE 12.
Step response of CNF − (s).
By performing some mathematical manipulation, the implementation of CNF − (s) in form of real transfer functions can be achieved with the structure of Fig.2 (26) The entire filtering stage consist of CNF and MAF written as
where T ω is set to be 0.0033s since the lowest order harmonic is 6th harmonic. Fig .13 shows the frequency response of equation (27) . H (s) provides an unity gain at 0Hz (which represents FFPS component in dq coordinates) without any phase shifted. Similar to MCCF-PLL and DSOGI-PLL, one disadvantage is that it has a gain bigger than one near 0Hz (Fig.13) . This characteristic can produce overshoots during transients only when those frequencies are excited. This can be neglected and examined in section V.
IV. SMALL-SIGNAL MODEL AND PARAMETERS DESIGN GUIDELINES
In this section, small-signal model of CNF-QT1-PLL is suggested at first. Then, the parameters design guidelines based on the model is given. At last, the accuracy of the small signal model will be examined.
A. SMALL-SIGNAL MODEL
As the structure of the proposed method is similar to QT1-PLL [22] , the small-signal model can be simply obtained as shown in Fig.14. In Fig.14 , the CNF − (s) is modeled by R(s), which is its real part of the complex transfer function. The accuracy of this model will be examined later. D (s) is the disturbance component and it only contains some specific even component (i.e., 6th ± , 12th ± , etc.) since the FFNS is eliminated by CNF − (s). 
B. PARAMETER DESIGN GUIDELINES
Since the window length of MAF and ξ of CNF − (s) is chosen to be 0.0033s and 0.7, respectively, k p is the only parameter that needs to be designed.
The small-signal model in Fig.14 can be simplified as shown in Fig.15 . The corresponding open-loop transfer function is
And the tracking error transfer function is obtained as
Thus, the phase-error Laplace transform in response to a phase jump ( θ ) is
And the phase-error Laplace transform in response to a frequency step change ( ω) is
Taking the inverse Laplace transform from (30) and (31) , then the variations of the 2% settling time as a function of k p are shown in Fig.16 . To obtain the minimum settling time for both phase jump and frequency jump, k p should be selected Table II. at the cross point of two lines. In this paper, k p is chosen to be 107 and the corresponding settling time is around one cycle. So far, all the parameters of the proposed PLL are fixed. The values of the control parameters of CNF-QT1-PLL and QT1-PLL are listed in Table II and the open-loop Bode plots of them are shown in Fig.17 . The phase margin (PM) of CNF-QT1-PLL is 53.4 • at 58.7 Hz, which is good enough to ensure the stability. And the PM of QT1-PLL is 45 • at 32.7Hz. It is obviously that the proposed method has a larger PM and higher cross frequency.
C. ACCURACY OF SMALL-SIGNAL MODEL
In this section, the accuracy of the small-signal model in Fig.15 is examined. A performance comparison between the CNF-QT1-PLL and its small-signal model is given in Fig.18 under a phase angle-jump of +10 • and a frequency-jump of +1Hz, respectively. The control parameters used in this comparison is designed previously. As shown in Fig.18 , the small-signal model can describe the behavior of the proposed PLL precisely. Table II .
V. SIMULATION AND EXPERIMENTAL RESULTS
To verify the effectiveness of the proposed CNF-QT1-PLL, experimental results are presented in this section. The experiments are based a TMS320F28335 digital signal controller. An arbitrary waveform generator based on a DSP card has been employed to obtain 50Hz three-phase voltages. The sampling frequency has been fixed to 10kHz. The Adams-Bashforth method [31] is utilized for discretization as follow
For the sake of comparison, QT1-PLL, DMAF-PLL and MCCF-PLL with two-module are also implemented. The control parameters of all four PLLs are summarized in Table III . And the corresponding design approaches of PLLs are presented in [15] , [22] , and [23] .
A. PHASE JUMP Fig.19 shows the experimental results when the input voltage undergoes a phase-angle jump of +40 • . As shown, the proposed PLL provides a more damped transient response with a shortest settling time (the 2% settling time is about 0.8 cycles of the nominal frequency). Although DMAF-PLL also provides a fast dynamic response, its estimated frequency has a 30 Hz overshoot , which may well violate the frequency window of the grid codes [32] . The violation of these limits will cause the incorrect disconnection of the equipment from the grid [33] . The detailed results are summarized in Table IV . Fig.20 illustrates the experimental results when the grid voltage undergoes a frequency step changes from 50Hz to 55Hz. It can be observed that the phase-error of CNF-QT1-PLL decays to zero in less than one cycle, while for the other PLL, it takes more than one cycle at least. The frequency overshoot of DMAF-PLL and MCCF-PLL are 1.75Hz (35%) and 2.45Hz (49%), respectively. These overlarge peak frequency deviations may violate the grid code. By contrast, there are no frequency overshoot in CNF-QT1-PLL and QT1-PLL. More detailed information can be found in Table IV. C. UNBALANCED AND DISTORTED GRID VOLTAGES Fig.21 and Fig.22 evaluate the detection accuracy of the PLLs when the grid voltages is distorted. The parameters of the grid voltages are summarized in Table V. Under nominal frequency, it can be seen that for the case of the MCCF-PLL, there are relatively large steady-state oscillations in the estimated frequency and phase error. On the contrary, since the employment of MAF and complex notch filter, the CNF-QT1-PLL, the QT1-PLL and DMAF-PLL can completely eliminate the oscillations.
B. FREQUENCY STEP CHANGE
Step changes of −1 Hz and −2 Hz in frequency are also programmed in the test. When the grid frequency is not at 50Hz, the disturbance rejection capability of three MAF-based PLL decrease. Even so, the filtering capability of them is acceptable since the deviation of the grid frequency is limited by grid code [34] , particular when the grid frequency is close to its nominal value. Furthermore, this flaw can be easily solved by making the MAFs frequency adaptive [35] . The computational burden is a little higher than other PLLs', which results in a bigger execution time as shown in Table IV . Even so, it can be satisfied by majority of existing digital processors.
VI. CONCLUSION
In this paper, a PLL named CNF-QT1-PLL is proposed. Based on QT1-PLL structure, the proposed PLL employs a complex notch filter cascaded with MAFs to reject disturbance. The small-signal model and parameters design guidelines are given, and its performance is confirmed through simulation and experimental results. The obtained results show that the proposed PLL achieve a fast transient response with less overshoot of estimated frequency and a good filtering capability.
